

Docket No.: 10808.101 Sheet: 1/5 130 120 Column Row 124 134 Addresses Addresses 122 132 **Row Address** Column Address Column Address Refresh Counter Buffer Counter 102 Buffer 108 106 Row Row Row Row 110 Decoder Decoder Decoder Decoder 104 Bus Sense Amp & I/O Bus Bus Sense Amp & I/O Bus Column Decoder Column Decoder Column Decoder Sense Amp & I/O Sense Amp & I/O Memory Memory Memory Memory Array Array Array Array Column Bank 0 Bank 0 Bank 0 Bank 0 150 Control Logic and 144 142 Input Buffer Output Buffer **Timing Generator** 140 FIG. 1 <u>100</u> **DQ0-DQ15** CLK CKE CS CAS CAS WE DOMU Fail address Fail count R[n-1] 314 310 rotate **R[1]** R[0] 320 322 Comparator 302 Clk. 306 304 Control Running Logic Input register I Command Fail address in 300 FIG. 3 Fail count in


Frankowsky

Frankowsky Docket No.: 10808.101 Sheet: 2/5



Frankowsky Docket No.: 10808.101 Sheet: 3/5





Frankowsky
Docket No.: 10808.101
Sheet: 4/5




FIG. 6

